Tables

Table 1-1 Hardware Series and the CPUs They Use 5
Table 1-2 Bus Interfaces for Silicon Graphics Platforms 15
Table 2-1 Standard Entry Points 29
Table 2-2 Entry Point Driver Routines 30
Table 2-3 Interrupt and Initialization Handling Routines 42
Table 2-4 STREAMS Driver Entry Points 51
Table 4-1 DMA Utility Routines 130
Table 5-1 dslib Routines 143
Table 6-1 Indigo, Indigo^2, and Indy Slot Names and Addresses 179
Table 10-1 Processor and Coprocessor General-purpose Registers 274
Table 10-2 R2000-R4000 Processor and Coprocessor Special Registers 276
Table 10-3 R4000-only System Coprocessor Registers 276
Table 10-4 R8000-only Special Registers 277
Table 10-5 symmon's dbgmon Mode Commands 278
Table 11-1 Kernel-tunable Parameters 311
Table A-1 CPUs Used in Silicon Graphics Computer Systems 320
Table A-2 Cache Line Sizes by Processor Type 323
Table A-3 A24 Kernel/VME-bus Address Mapping 325
Table A-4 A32 Kernel/VME-bus Address Mapping 326
Table A-5 Dual VME-bus Address Mapping 326
Table A-6 A32 VME-bus/Physical Address Mapping 327
Table A-7 VME-bus Space Reserved for Customer Drivers 329
Table B-1 Primary Sense Key Information 335
Table B-2 Additional Sense Code 336
Table B-3 SCSI Driver Error Messages 340
Table B-4 Error Messages Useful for Debugging 342

Table B-5 SCSI State Error Messages 345
Table B-6 Phases During a Select-and-Transfer Command 348